Rename MSRGet() -> MSRRead(), MSRSet() -> MSRWrite()

This commit is contained in:
VoidNV 2021-02-09 05:20:31 -06:00
parent 40b85644ba
commit 4b1150df86
4 changed files with 18 additions and 14 deletions

Binary file not shown.

View file

@ -1,29 +1,33 @@
$WW,1$$FG,5$$TX+CX,"ChangeLog"$$FG$
$IV,1$----02/07/21 10:20:33----$IV,0$
* $LK,"R",A="MN:R"$("MSRGet", "$LK,"MSRRead",A="MN:MSRRead"$");
* $LK,"R",A="MN:R"$("MSRSet", "$LK,"MSRWrite",A="MN:MSRWrite"$");
$IV,1$----01/28/21 19:08:16----$IV,0$
* Added $LK,"MSRGet",A="MN:MSRGet"$().
* Added MSRGet().
$IV,1$----01/24/21 01:51:12----$IV,0$
* Removed DriveMap().
$IV,1$----12/23/20 18:27:18----$IV,0$
* Reformatting of files is virtually complete now.
$IV,1$----01/11/21 23:39:21----$IV,0$
* Restored "Daemon" -> "Seth".
$IV,1$----12/23/20 18:27:18----$IV,0$
* Reformatting of files is virtually complete now.
$IV,1$----06/04/20 18:01:46----$IV,0$
* Added $LK,"BIOSRep",A="MN:BIOSRep"$() as convenience function to view BIOS info from $LK,"SysRep",A="MN:SysRep"$().
$IV,1$----04/27/20 15:34:42----$IV,0$
* Changed $LK+PU,"GrBitMap",A="FI:::/Zenith/Gr/GrBitMap.CC"$ to use non-timer rand for drawing speed improvement on multicore.$IV,1$
* Changed $LK+PU,"GrBitMap",A="FI:::/Zenith/Gr/GrBitMap.CC"$ to use non-timer rand for drawing speed improvement on multicore.
----04/21/20 18:54:47----$IV,0$
* Altered $LK+PU,"Tom Palettes",A="FF:::/Zenith/Gr/GrPalette.CC,PaletteSetTom"$ for better visibility.$IV,1$
$IV,1$----04/21/20 18:54:47----$IV,0$
* Altered $LK+PU,"Tom Palettes",A="FF:::/Zenith/Gr/GrPalette.CC,PaletteSetTom"$ for better visibility.
----04/21/20 16:13:01----$IV,0$
$IV,1$----04/21/20 16:13:01----$IV,0$
* Added start-up intro $LK+PU,"Splash",A="FI:::/ZSplash.CC"$ as a PopUp in $LK+PU,"Once",A="FF:::/Once.CC,PopUpRunFile"$, after performing a full boot (excludes soft reboots).
$IV,1$
----04/13/20 13:48:15----$IV,0$
$IV,1$----04/13/20 13:48:15----$IV,0$
* Added $LK,"PIC_INIT",A="MN:PIC_INIT"$ and comments to $LK,"IntPICInit",A="MN:IntPICInit"$().
* $LK,"R",A="MN:R"$("IntsInit", "$LK,"IntPICInit",A="MN:IntPICInit"$");
* $LK,"R",A="MN:R"$("LAPIC_ARIBITRATION_PRIORITY", "$LK,"LAPIC_ARBITRATION_PRIORITY",A="MN:LAPIC_ARBITRATION_PRIORITY"$");

View file

@ -549,7 +549,7 @@ _RET::
RET
/***********************************/
_MSR_GET::
_MSR_READ::
PUSH RBP
MOV RBP, RSP
MOV RCX, SF_ARG1[RBP]
@ -561,7 +561,7 @@ _MSR_GET::
RET1 8
/***********************************/
_MSR_SET::
_MSR_WRITE::
PUSH RBP
MOV RBP, RSP
MOV RAX, SF_ARG2[RBP]

View file

@ -219,8 +219,8 @@ public _extern _LXCHG_I64 I64 LXchgI64(I64 *dst, I64 d); //Locked eXchange I64
public _extern _LXCHG_U16 U16 LXchgU16(U16 *dst, U16 d); //Locked eXchange U16s.
public _extern _LXCHG_U32 U32 LXchgU32(U32 *dst, U32 d); //Locked eXchange U32s.
public _extern _LXCHG_U8 U8 LXchgU8( U8 *dst, U8 d); //Locked eXchange U8s.
public _extern _MSR_GET I64 MSRGet(I64 model_specific_reg); //Model Specific Reg See $LK,"MSRs",A="MN:IA32_EFER"$.
public _extern _MSR_SET U0 MSRSet(I64 model_specific_reg, I64 val); //Model Specific Reg See $LK,"MSRs",A="MN:IA32_EFER"$.
public _extern _MSR_READ I64 MSRRead(I64 model_specific_reg); //Model Specific Reg See $LK,"MSRs",A="MN:IA32_EFER"$.
public _extern _MSR_WRITE U0 MSRWrite(I64 model_specific_reg, I64 val); //Model Specific Reg See $LK,"MSRs",A="MN:IA32_EFER"$.
public _extern _SYS_HLT U0 SysHlt(); //Loops doing HLT inst.
public _extern _XCHG_I64 I64 XchgI64(I64 *dst, I64 d); //eXchange I64s.
public _extern _XCHG_U16 U16 XchgU16(U16 *dst, U16 d); //eXchange U16s.